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Future 4th Generation (4G) wireless multiuser communication systems will have to provide advanced multimedia services to an
increasing number of users, making good use of the scarce spectrum resources. Thus, 4G system design should pursue both higher-
transmission bit rates and higher spectral eﬃciencies. To achieve this goal, multiple antenna systems are called to play a crucial role.
In this contribution we address the implementation in FPGAs of a multiple-input multiple-output (MIMO) decoder embedded
in a prototype of a 4G mobile receiver. This MIMO decoder is part of a multicarrier code-division multiple-access (MC-CDMA)
radio system, equipped with multiple antennas at both ends of the link, that is able to handle up to 32 users and provides raw
transmission bit-rates up to 125 Mbps. The task of the MIMO decoder is to appropriately combine the signals simultaneously
received on all antennas to construct an improved signal, free of interference, from which to estimate the transmitted symbols. A
comprehensive explanation of the complete design process is provided, including architectural decisions, floating-point to fixed-
point translation, and description of the validation procedure. We also report implementation results using FPGA devices of the
Xilinx Virtex-4 family.
Copyright © 2008 Alberto Jime´nez-Pacheco et al. This is an open access article distributed under the Creative Commons
Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is
properly cited.
1. INTRODUCTION
The aim of the 4MORE Project (4G MC-CDMA Multiple
Antenna System-on-Chip for Radio Enhancements) is to
complement worldwide research eﬀorts on MIMO systems,
MC-CDMA, and other advanced signal processing tech-
niques that will provide the high data rates and spectral ef-
ficiencies expected from 4G wireless multiuser communica-
tion systems. In order to investigate the real performance and
feasibility of implementation of these technologies, a com-
plete hardware demonstrator of a broadband mobile termi-
nal (MT) has been designed and is being constructed within
the 4MORE project [1]. The demonstrator will focus on an
MT with two antennas, but a base station (BS) emulator with
four antennas will also be built, since it is required for vali-
dation of the MT.
Multi-carrier CDMA, based on the serial combination of
direct sequence CDMA and OFDM, has been considered for
the physical layer in the downlink because it derives bene-
fits from both technologies: OFDM, with appropriate carrier
spacing and guard interval, provides robustness against mul-
tipath, avoiding intersymbol interference; whereas the use of
CDMA with orthogonal spreading codes provides frequency
diversity and multiple-user flexibility [2].
The use of multiple antennas is another enabling tech-
nology for 4G systems, which helps to exploit spatial diver-
sity, to increase capacity and to mitigate the eﬀects of fad-
ing. In our system the space-time block code for two trans-
mit antennas designed by Alamouti [3] is employed. This op-
tion has been favoured over other MIMO technologies, such
as beam-forming or layered space-time coding (BLAST) be-
cause it provides the maximum attainable diversity order for
the number of antennas employed using a simple decoding
algorithm.
To achieve good bit error rate (BER) performance, state-
of-the-art channel coding techniques, including duo-binary
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Figure 1: Simplified diagram of the BS transmitter.
turbo codes [4] for the uplink, and convolutional and low
density parity check codes [5] for the downlink, are em-
ployed in the 4MORE demonstrator.
The joint use of all these sophisticated technologies
greatly increases the complexity of the transceiver. To deal
with the constraints of VLSI design, the demonstrator
includes ASICs as well as FPGAs. From the onset of the
project it was clear that the demonstrator would make use of
some well-established algorithms that could be implemented
on ASICs, but the flexibility provided by FPGAs was required
to accommodate to the more innovative algorithms to be in-
vestigated, bearing in mind that design and implementation
tasks would partially overlap in time.
The rest of the paper describes the design and imple-
mentation in FPGAs of the hardware module that performs
MIMO decoding in the MT, and is organized as follows. In
Section 2 a brief overview of the complete downlink system
is given, where focus is on the receiver. The basis of the Alam-
outi MIMO decoding scheme is reviewed in Section 3. Sec-
tions 4 and 5, respectively, describe the architecture of the
MIMO decoder and detail its fixed-point translation. We dis-
cuss implementation details and results in Section 6, before
we finally draw our conclusions.
2. OVERVIEWOF THE DOWNLINK SYSTEM
2.1. Transmitting base station
A simplified diagram of the transmitting BS is shown in
Figure 1. Data bits to be transmitted to each active user
are independently channel encoded and mapped onto sym-
bols of the appropriate constellation (QPSK, 16-QAM or 64-
QAM).
Each modulated symbol is multiplied by the spreading
code of the corresponding user, and the spread symbols
of the Nu active users are added together to be simultane-
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Figure 2: Simplified diagram of the MT receiver.
ously transmitted over the same set of S f = 32 subcarriers,
which constitutes an MC-CDMA symbol. In our system, the
spreading factor in frequency is S f = 32, and the number of
users must be in the range of 1 ≤ Nu ≤ S f .
An OFDM symbol consists of Ns = 21 contiguous MC-
CDMA symbols, so that information is simultaneously trans-
mitted over Nd = Ns × S f = 672 subcarriers.
Data is prepared for multiantenna transmission by the
MIMO encoding module. According to the Alamouti scheme
[3], a pair of OFDM symbols {x(n), x(n+ 1)}, also known as
a space-time block, is transmitted employing two antennas
over two consecutive symbol periods. During the first sym-
bol period, x(n) is transmitted from the first antenna, and
simultaneously x(n + 1) is transmitted from the second one.
During the next symbol interval, the first antenna outputs
−x∗(n + 1), while the second one transmits x∗(n), with (·)∗
standing for complex conjugate and n for the symbol epoch.
Small bold letters denote vectors with Nd elements, corre-
sponding to the number of data subcarriers in an OFDM
symbol.
Before OFDM modulation, the framing module inter-
leaves pilot symbols in the data stream, in order to aid chan-
nel estimation at the receiver. One IFFT operation per trans-
mit antenna is required for OFDM modulation, to convert
data to the time domain. The IFFT size is 1024, and the sam-
pling rate is 61.44 MHz.
Each stream of complex OFDM symbols is finally IQ-
modulated, power amplified by independent RF front-ends,
and radiated in the 5-GHz band.
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2.2. Receiving mobile terminal
A simplified diagram of the MT receiver is depicted in
Figure 2. Analog signals received by the two antennas of
the MT are downconverted to baseband by twin zero-IF
RF front-ends, and then sampled at 61.44 MHz. After auto-
matic gain control (AGC) and correction of RF impairments
caused by the zero-IF architecture of the front-ends, time and
frequency synchronization must be performed in order to
minimize misalignments with the transmitting BS.
One FFT operation per antenna branch is required to re-
cover the symbols in the frequency domain (OFDM demod-
ulation).
Next, pilots are split from information symbols by the de-
framing module. By interpolation of pilot symbols in time
and frequency, the MIMO channel estimator provides the
MIMO decoder with channel state information (CSI), which
is combined with two contiguously received OFDM sym-
bols to build the improved signal from which to estimate the
modulated symbols.
However, the output stream of the MIMO decoder fur-
ther requires module equalization [6] and despreading (sep-
aration of users by correlation with their spreading codes)
before detection of the desired user can take place. The out-
put of the soft demapper is finally sent to the channel decoder
to make decisions about the transmitted information bits.
3. MIMODECODING PRINCIPLE
The fact that during each symbol period both antennas si-
multaneously transmit diﬀerent information implies that a
linear combination of symbols, aﬀected by the channel fre-
quency response of the diﬀerent paths, will be received at
each antenna of the MT. Due to the intelligent way in which
spatial diversity is introduced, a simple linear processing of
the signals received by the two antennas during a space-time
block eliminates the co-antenna interference (CAI) artifi-
cially created by MIMO transmission.
For each space-time block, the MIMO decoder must per-
form the following linear combination:
x˜(n, l) =
2
∑
j=1
[h∗1, j(n, l)yj(n, l) + h2, j(n + 1, l)y
∗
j (n + 1, l)],
x˜(n + 1, l)=
2
∑
j=1
[h∗2, j(n, l)yj(n, l)− h1, j(n+1, l)y∗j (n + 1, l)],
(1)
where hi, j(n, l) is the estimated frequency response of the
channel between transmit antenna i and receive antenna j at
the lth subcarrier (1 ≤ l ≤ Nd) during the nth OFDM symbol
period, yj is the signal obtained after OFDM demodulation
at antenna branch j, and x˜ is the combined output signal.
Assuming ideal channel estimation, and a constant channel
response during one space-time block, it can be shown that
this combining scheme provides full diversity order and can-
cels CAI [3], leading to this simple model for the combined
signal:
x˜(n, l) =H(n, l)x(n, l) + N (n, l), (2)
where x(n, l) is the lth element of vector x(n), and N (n, l) is
a Gaussian noise term. Equation (2) is valid for all n, but the
equivalent channel H(n, l) has slightly diﬀerent expressions
for even and odd n:
H(n, l) =
2
∑
j=1
[|h1, j(n, l)|2 + |h2, j(n + 1, l)|2
]
,
H(n + 1, l) =
2
∑
j=1
[|h1, j(n + 1, l)|2 + |h2, j(n, l)|2
]
.
(3)
According to (2), information x(n, l) could be now re-
covered from x˜(n, l) by zero-forcing equalization (dividing
by the real factor H(n, l)) or by MMSE equalization [6].
4. ARCHITECTURE OF THEMIMODECODER
The MIMO decoder must implement (1) to obtain the
MIMO-combined signal x˜, and (3) to obtain the equivalent
channel H , required by the equalizer.
The memory of the Alamouti scheme is one OFDM sym-
bol. Throughout the paper we have used the pair (n, l) to re-
fer to the OFDM symbol and subcarrier indices. After OFDM
demodulation, information received on all subcarriers is
converted from parallel to serial, so we recover a single (com-
plex) stream per antenna branch, that is, the (n, l) pair of in-
dices is equivalent to a single-time index (n−1)Nd + l. Hence,
a straightforward implementation of the decoder would re-
quire the storage of a whole OFDM symbol for every input
and output signal (real and imaginary parts of the received
signal on each antenna, those of the estimates for the 2 × 2
MIMO channel, those of the combined output signal, and
the equivalent channel), making a total of 15 × Nd samples.
However, if all complex signals in (1) are split in their real and
imaginary parts (superscripts (·)r and (·)i), after some alge-
bra and intelligent grouping of terms, we arrive to expres-
sions that suggest a much more eﬃcient implementation. For
example, for the real part of x˜ we get:
x˜r(n, l) = s2(n, l) + s1(n + 1, l),
x˜r(n + 1, l) = s1(n, l)− s2(n + 1, l),
(4)
where we have defined:
si(n, l) =
2
∑
j=1
si, j(n, l),
s1, j(n, l) = hr2, j(n, l)yrj (n, l) + hi2, j(n, l)yij(n, l),
s2, j(n, l) = hr1, j(n, l)yrj (n, l) + hi1, j(n, l)yij(n, l).
(5)
Equation (5) is valid for all n, and corresponds to memo-
ryless arithmetic operators that will run continuously, while
all memory eﬀects have been included in (4). The archi-
tecture inferred from these equations is shown in Figure 3,
where all signals are real. All arithmetic resources are dis-
posed so as to make a 100% utilization of them, including
the programmable adder/substractor A3 at the output of the
module. The whole structure works as a pipeline running at
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Figure 3: Architecture for the MIMO decoder (real part x˜r). Signal ranges and wordlengths displayed are for the fixed-point implementation
option Q2 (see Section 5 and Table 2).
Table 1: Parameters of the modes implemented in the demonstra-
tor.
Modulation Channel coding rate (Rcc) Number of users (Nu)
QPSK (b = 2) 1/2 1 to 32
16-QAM (b = 4) 2/3 1 to 32
64-QAM (b = 6) 3/4 1 to 32
clock speed and, although not explicitly shown in Figure 3,
adders and multipliers have registered outputs. The even/odd
signal indicates whether the current OFDM symbol is even or
odd, and is used to control the multiplexer and to change be-
tween addition and substraction in the programmable adder
A3. Slotted rectangles are used to represent multibit shift-
registers, which do not need to be resettable. We observe
that memory requirements for evaluation of x˜r are 3 × Nd
samples, and that the total latency is equal to Nd + 4 clock
periods.
We do not show the full details of the architectures used
to evaluate x˜i and H because they are very similar to that
shown in Figure 3, just placing the appropriate signals at the
inputs. For evaluation of x˜i, the major diﬀerence is that first-
level adders A1 are replaced by subtractors, while for H , the
programmable adder/substractor A3 is replaced by a simple
unsigned adder, the rest of the adders being unsigned as well.
Thus, the MIMO decoder comprises three submodules very
much like the one shown in Figure 3, and we therefore reduce
the total memory requirements of the complete module to
9×Nd samples.
This architecture can be easily and eﬃciently adapted to
a diﬀerent number of antennas at the receiver. To this end,
the arithmetic blocks surrounded by dotted lines in Figure 3
should be replicated, both in the upper and lower branches
of the architecture, and the two-input adders A2 should be
replaced by cascaded adders to handle more than two inputs.
While deploying more than two antennas at the MT is un-
practical, this architecture could also be used for MIMO de-
coding in the uplink, where a BS with four or more receive
antennas is feasible.
5. FIXED-POINT TRANSLATION
The fixed-point translation of the architectural design de-
scribed in the previous section was accomplished following
three steps.
(a) Determine the range of each input, output, and inter-
mediate signal involved in the MIMO decoder.
(b) Obtain the number of bits (precision) required for
each signal.
(c) Test the robustness of the design by performing BER
simulations.
Following this process, similar to that described in [7], we
seek to obtain a low-cost, performance-eﬀective implemen-
tation for the hardware module.
5.1. Estimation of signal ranges
This task was accomplished with the help of the SystemC-
based floating-point software simulator that has been devel-
oped within the 4MORE Project, which accurately models
the behaviour of all the modules in the demonstrator and in-
cludes a realistic MIMO channel model. It is possible with
this simulator to obtain traces of the signals at any point in
the communication link.
We show in Table 1 the most important parameters of
the diﬀerent working modes that have been implemented
in the demonstrator. While the range for the channel es-
timates hi, j is independent of the mode, the range for the
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Table 2: Fixed-point quantization rules.
Signal
Q1 Q2 Q3
Range Bits Range Bits Range Bits
Inputs
yrj , y
i
j (−8.0, 8.0) 12 (−8.0, 8.0) 11 (−8.0, 8.0) 10
hri, j , h
i
i, j (−8.0, 8.0) 12 (−4.0, 4.0) 10 (−4.0, 4.0) 9
Output of . . . (combined signal path)
M1 (−16.0, 16.0) 14 (−16.0, 16.0) 14 (−16.0, 16.0) 13
A1 (−16.0, 16.0) 15 (−16.0, 16.0) 13 (−16.0, 16.0) 12
A2 (−32.0, 32.0) 16 (−32.0, 32.0) 13 (−32.0, 32.0) 12
Output of . . . (equivalent channel path)
M1 (0.0, 16.0) 14 (0.0, 16.0) 12 (0.0, 16.0) 11
A1 (0.0, 16.0) 15 (0.0, 16.0) 11 (0.0, 16.0) 10
A2 (0.0, 32.0) 16 (0.0, 16.0) 10 (0.0, 16.0) 9
Global outputs
x˜r , x˜i (−32.0, 32.0) 14 (−32.0, 32.0) 12 (−32.0, 32.0) 11
H (0.0, 32.0) 14 (0.0, 32.0) 10 (0.0, 32.0) 9
received signals yj depends on the modulation type and on
the number of users. The widest signal range will be attained
when 64-QAM modulation is combined with the maximum
number of users. By careful examination of histograms of
large records of data obtained running the SystemC simu-
lator with these parameters, we found that the range for the
real and imaginary parts of the received signals yj lied with
high probability in the interval (−4.0, 4.0) while for the chan-
nel estimates hi, j the range was found to be (−3.0, 3.0). The
histograms observed for all signals were almost Gaussian in
shape. To be on the safe side we decided to include an ex-
tra margin, and considered the ranges for yj and hi, j to be
(−4.0, 4.0) for the design. By doing so we try to take out-
liers into account, and some of the variability of the chan-
nel which might have not been captured in our data records.
Bear in mind that the channel variability greatly aﬀects the
amplitude of the received signals, and that the MIMO chan-
nel model is quite complex, its behaviour being influenced
by many physical and statistical parameters.
Once the ranges for input signals were known, those of
intermediate and output signals could be obtained taking
into account the theoretical margins that result when operat-
ing with inputs whose range is already known. Nevertheless,
this would lead to an overdimensioned module, due to the
existence of hidden correlations between the inputs. After all,
each of the received signals yj is a linear combination of the
data x multiplied by the channel paths hi, j . Therefore, we re-
sorted to histogram observation to determine those ranges.
The results are all shown in parentheses in Figure 3 and also
in Table 2.
5.2. Word-length optimization
To ease this task we developed a simple software model of
the MIMO decoder, identical to the module included in the
floating-point SystemC simulator of the whole chain, but
much faster and practical, since all unnecessary burdens were
removed. This new software model can be quickly modified
to include fixed-point conversion eﬀects in any of its parts.
As performance metric we used the signal-to-quan-
tization noise ratio (SQNR) at the outputs of the MIMO
decoder, measured by comparison of the outputs of the
floating-point version of the module with that obtained af-
ter including quantization eﬀects in some signal, or in all of
them. By doing so we seek to keep the power of quantiza-
tion noise much lower than that of additive white Gaussian
(AWGN) noise, hence guaranteeing a negligible eﬀect of the
first one on performance.
Fixed-point conversion eﬀects were introduced one sig-
nal at a time, and simulations were run in parallel with both
versions of the MIMO decoder. The number of bits assigned
to the fractional part of the signal under study was then ad-
justed and simulations repeated until a target value for the
SQNR was reached.
Next, fixed-point eﬀects were removed from that point,
and we proceeded to optimize the word-length of another
signal in the module.
Nevertheless, for those signals that share the same statis-
tics, quantization eﬀects were simultaneously analysed. For
instance, optimization of the number of bits at the output
of all multipliers M1 in Figure 3 was done simultaneously,
running simulations with all multipliers substituted by their
fixed-point counterparts, all of them with the same number
of bits. For the same reason, all first-level adders A1 were
simultaneously optimized, as well as all second-level adders
A2.
Following this procedure we obtained, three sets of quan-
tization rules, to which we will refer as Q1, Q2, and Q3 from
now on, each of them established aiming at a diﬀerent goal.
The final parameters for these quantization rules are shown
in Table 2 (and for Q2, they are also embedded in Figure 3).
The number of bits displayed for all signals includes integer
plus fractional part.
Quantization rule Q1 was conceived overdimensioned to
ensure that it would work with every mode of the demonstra-
tor. Quantization rule Q2, slightly less resource-consuming
than Q1, was tried for 64-QAM, but final results were not
good enough. As it will be shown in next section, the 64-
QAM constellation is very sensitive to even small noise in-
crements. Finally, Q3 was designed to work only with QPSK
modulation, using the minimum number of resources.
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Signal traces to run the tests were obtained from the com-
plete SystemC simulator, always setting Nu = 1, since in this
case the range of the inputs is the smallest and therefore the
required precision is the highest. We used 64-QAM signals
for Q1 and Q2, and QPSK for Q3. The target value for SQNR
was set to be greater than 55 dB when designing Q1, 45 dB
with Q2, and 35 dB with Q3.
As will be shown later (see Figure 4), the demonstrator
may require values of the signal-to-noise ratio (SNR) per in-
formation bit (Eb/N0) at the input of the receiver as high as
13 dB to obtain a low BER, the limiting case being that of
64-QAM modulation with 32 users. This is tantamount to a
value of the per-carrier signal-to-noise ratio (SNRc) of ap-
proximately 20 dB, since Eb/N0 and SNRc are related by [6]
by the following equation:
SNRc(dB) = Eb/N0 + 10 log 10
(
b·Rcc·Nu
S f
)
. (6)
Measurements with signal traces obtained running the simu-
lator in this limiting case resulted in the higher value SNRc =
22.1 dB at the ouput of the MIMO decoder, the increase be-
ing due to the combining process.
At the end of the word-length optimization process we
ran a final simulation to compare the floating-point ver-
sion with the optimized fixed-point one, including all quan-
tization eﬀects simultaneously. The measured SQNR value
was about 48 dB for Q1, safely bigger than 20 dB, and out-
put SNRc fell only from 22.11 dB to 22.10 dB when includ-
ing quantization eﬀects. For Q2, the final SQNR was about
40 dB, while SNRc fell to 22.05 dB. For Q3, losses in SNRc
were negligible.
5.3. Validation in terms of BER performance
As final step, the SystemC simulator was used to validate in
terms of BER performance the final decisions concerning sig-
nal ranges and word-length optimization. For this purpose a
complete fixed-point software model of the MIMO decoder
was developed, which is bit-accurate with the VHDL source
code to be implemented in the FPGAs. By substitution of the
original floating-point MIMO decoding module by its fixed-
point counterpart in the complete SystemC simulation chain,
and including appropriate floating/fixed-point interfaces to
the neighbouring modules, we verified the degradation in
BER performance introduced by the fixed-point MIMO de-
coder. This can be checked in Figures 4–6, where the BER
versus Eb/N0 performance has been evaluated for diﬀerent
modes of the demonstrator.
As it can be seen in Figure 4, quantization Q1 is suit-
able for every mode, with a maximum loss of about 0.14 dB
at BER = 10−4 for 64-QAM (negligible with 16-QAM and
QPSK). From Figure 5, quantization Q2 can be considered
for 16-QAM with a loss up to 0.14 dB, but not for 64-QAM,
where losses reach 1 dB. Finally, according to Figure 6, Q3 is
suitable for QPSK with negligible losses, while it worsens by
0.3 dB for 16-QAM, a loss double than that obtained using
Q2.
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Figure 4: BER degradation comparing the floating-point version of
the MIMO decoder (solid lines with marker “o”) and its fixed-point
counterpart implementation Q1 (dashed lines with marker “x”).
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Figure 5: BER degradation comparing the floating-point version of
the MIMO decoder (solid lines with marker “o”) and its fixed-point
counterpart implementation Q2 (dashed lines with marker “x”).
6. IMPLEMENTATION AND RESULTS
The following tools were used during the design: Xilinx ISE
7.1 and the XST engine were used for VHDL synthesis and
place-and-route, while Mentor ModelSim SE 6.0d was used
to run functional and post place-and-route simulations. The
target FPGAs considered for the implementation are Xilinx
Virtex-4, since they are most suitable for implementation
of wireless systems [8]. Specifically, model XC4VLX100-12
units are included in the demonstrator.
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Table 3: Synthesis results for the MIMO decoding module.
DSP48 Flip-flops Slices LUTs Logic Route-through Shift registers DSP slices Min. clock cycle (ns)
Q1 Auto 599 3245 6337 704 5 5628 24 7.965
Q1 Yes 651 3405 6321 105 0 6216 49 9.554
Q2 Yes 419 2435 4544 92 0 4452 49 9.985
Q2 Auto 423 2495 4946 489 5 4452 24 6.577
Q2 No 759 3963 7628 3163 13 4452 0 5.524
Q3 Auto 390 2308 4515 436 5 4074 24 6.956
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Figure 6: BER degradation comparing the floating-point version of
the MIMO decoder (solid lines with marker “o”) and its fixed-point
counterpart implementation Q3 (dashed lines with marker “x”). In
the zoomed area, results for the fixed-point implementation Q2 are
also shown for comparison (dotted lines with marker “”).
Table 3 shows the synthesis results for the MIMO decoder
using the three diﬀerent fixed-point implementations dis-
cussed in Section 5 and summarized in Table 2.
The second column, labelled “DSP48,” refers to an option
of the synthesis tool which can take three diﬀerent values:
“no” means that no DSP blocks are allowed; “yes” tells the
synthesis tool to use as many of them as required; and “auto”
triggers a free use of the DSP blocks, depending on the best
trade-oﬀ found by the tool.
The value of that option has a very significant eﬀect on
the column “DSP slices” since the architecture of MIMO
decoder needs 24 multipliers. When using “auto” for the
“DSP48” option, these are made available as DSP blocks by
the synthesis tool, whereas when the “yes” option is selected,
the tool also maps the 21 adders (including 15 adders, 4
substractors, and 2 programmable adders/substractors) and
other elements in DSP blocks, finally getting 49 DSP slices
used, and consequently reducing the number of LUTs in the
column “Logic” (from 3163 to 92 for Q2, while shift registers
keep the same size).
The column “LUTs” can be obtained by adding the
following three: “Logic,” LUTs used for logic functions
and arithmetic; “Route-through” for routing paths between
slices; and “Shift registers.” The data in this last column are
very relevant for our design, since shift registers are large
components in the architecture and consume the greatest
part of the resources (except in the case of value “no” for
“DSP48”). They aﬀect the slice count, since the width of the
registers is reduced when changing to more severe quantiza-
tions (from Q1 to Q3).
Considering the total number of slices, there is a reduc-
tion of 23% from quantization Q1 to Q2 (“auto”), while it is
only 7.5% from Q2 to Q3.
The column “Flip-flops” includes the registers needed in
the control unit and also those used for the pipeline. This ex-
cludes the registers that follow the arithmetic units mapped
to DSP blocks, since they are directly taken from the blocks,
and not from the slices.
The last column is the minimum clock cycle inferred
by the synthesis tool with a timing constraint of 100 MHz,
which is the clock frequency available in the demonstrator.
It can be emphasized that the use of DSP blocks results in a
slower design, due to the additional routing needed to reach
the (fixed) positions of those components in the FPGA. In
this regard, the fastest implementation (and also the largest
in area) is the one using quantization rules Q2 selecting “no”
for the “DSP48” option.
Quantized outputs of the deframing and channel estima-
tion modules (see Figure 2) obtained from the floating-point
SystemC simulator were used as realistic input test patterns
to perform the functional validation of the hardware imple-
mentation. The outputs of the VHDL simulations driven by
these patterns were compared for equality with those ob-
tained by the bit-accurate fixed-point software model of the
MIMO decoder, when driven by those same input patterns.
7. CONCLUSIONS
We have presented the design methodology used in the im-
plementation of a MIMO decoder within a 4G radio system.
The architecture of the system has been optimized to com-
ply with the throughput requirements while reducing imple-
mentation area.
Given the random nature of the inputs, the design of
wireless systems demands a simulation-based fixed-point
translation approach for word-length optimization. A robust
simulation framework, able to deal both with floating-point
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and fixed-point descriptions, has proven to be essential in the
design.
Several quantization versions have been developed, syn-
thesized with diﬀerent options, in order to check the trade-
oﬀs between accuracy and use of resources in diﬀerent con-
ditions.
Our implementation results using Xilinx Virtex-4 devices
show that the MIMO decoder requires a limited number of
FPGA resources, while achieving high performance.
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